

CLAIM AMENDMENTS

1. (Currently Amended) A semiconductor integrated circuit comprising:
 - a scan target block that ~~has~~ includes at least one scan flip-flop and at least one combinational circuit and that is an object to be scanned;
 - a serial-parallel conversion unit that receives serial scan output data output from the scan flip-flop of the scan target block and converts the serial scan output data into parallel scan output data; and
 - a scan output storage unit that temporarily stores the parallel scan output data output from the serial-parallel conversion unit and outputs the parallel scan output data at a predetermined timing.
2. (Currently Amended) The semiconductor integrated circuit according to claim 1, wherein the scan output storage unit outputs the parallel scan output data ~~to~~ outside of the semiconductor integrated circuit at the predetermined timing.
3. (Currently Amended) The semiconductor integrated circuit according to claim 1, further comprising:
 - a scan input storage unit that stores parallel scan input data; and
 - a parallel-serial conversion unit that receives the parallel scan input data stored in the scan input storage unit, converts the parallel scan input data into serial scan input data, and inputs the serial scan input data into the scan flip-flop of the scan target block.
4. (Currently Amended) The semiconductor integrated circuit according to claim 1, further comprising:
 - an expected value storage unit that stores an expected value of the parallel scan output data; and
 - a comparison unit that receives the parallel scan output data from the scan output storage unit and the expected value from the expected value storage unit, ~~compares~~ makes a comparison of the parallel scan output data and expected value, and outputs a result of the comparison.
5. (Currently Amended) The semiconductor integrated circuit according to claim 4, further comprising: a register that temporarily stores an address of the expected value storage unit when the result of the comparison indicates that the scan output data is inconsistent with

the expected value.

6. (Currently Amended) The semiconductor integrated circuit according to claim 5, wherein the comparison unit outputs the result of the comparison ~~to the~~ outside of the semiconductor integrated circuit, and the register outputs the address of the expected value storage ~~to the~~ unit outside of the semiconductor integrated circuit.

7. (Currently Amended) The semiconductor integrated circuit according to claim 4, further comprising a register that temporarily stores an address of the scan output storage unit when the result of the comparison indicates that the scan output data is inconsistent with the expected value.

8. (Currently Amended) The semiconductor integrated circuit according to claim 7, wherein the comparison unit outputs the result of the comparison ~~to the~~ outside of the semiconductor integrated circuit, and the register outputs the address of the scan output storage ~~to the~~ unit outside of the semiconductor integrated circuit.

9. (Currently Amended) The semiconductor integrated circuit according to claim 1, further comprising a phase locked loop that multiplies a clock signal input from ~~the~~ outside of the semiconductor integrated circuit and outputs ~~the~~ multiplied clock signal as a system clock to the scan target block of the semiconductor integrated circuit.

10. (Currently Amended) The semiconductor integrated circuit according to claim 1, wherein

the scan target block receives scan input data from outside of the semiconductor integrated circuit, and

the scan output storage unit outputs the parallel scan output data ~~to~~ outside of the semiconductor integrated circuit once ~~the~~ reception of the scan input data by the scan target block is ~~over~~ completed.